ASIC Verification Engineer
The engineer will participate in the development of UVM environments to verify RTL at block, unit, and SoC levels. They will also be responsible for writing and executing tests, instrumenting test benches for coverage, and performing formal and post-silicon verification.