Senior ASIC Design Verification Engineer - Terawave
Lead the verification planning and execution for complex digital subsystems within satellite communication ASICs. Develop sophisticated UVM environments and drive functional coverage closure while collaborating with cross-functional engineering teams.