Please mention DailyRemote when applying
We are seeking a meticulous and highly analytical Design Verification Engineer to join our distributed engineering team. In this role, you will be responsible for ensuring the structural integrity, functionality, and performance of our hardware/system designs through rigorous testing and automated validation frameworks.
Requirements
Hardware Description & Verification Languages: Extensive experience with SystemVerilog and UVM (Universal Verification Methodology) is required. Proficiency in Verilog or VHDL for design understanding.
Scripting & Automation: Strong command of Python, Perl, or Tcl for developing automated test scripts and maintaining CI/CD pipelines.
Simulation & Debugging: Proficiency with industry-standard EDA tools (e.g., Synopsys VCS, Cadence Xcelium, or Siemens Questa). Expertise in debugging using Verdi or similar waveform viewers.
Verification Techniques: Experience with constrained-random verification, assertion-based verification (SVA), and functional coverage (code and covergroups).
Protocol Knowledge: Familiarity with high-speed interface protocols such as PCIe, AMBA (AXI/AHB), USB, or DDR.
Stop the endless job search. Our AI finds and applies to the best jobs for you.
Discover remote opportunities in Software Development
Answer easy questions
200,000+ jobs across 15+ categories
Get your best job matches
Only hand-screened, legit jobs
Find a remote job faster
No ads, scams, or junk
“ I was the first applicant for a remote marketing position that got listed on the company website the same day I applied. Had an interview within 48 hours!