ASIC Design Verification Engineer
Develop and execute test plans for RTL designs using SystemVerilog and UVM while maintaining testbenches and test cases. Collaborate with internal teams and external vendors to debug designs, track coverage metrics, and ensure high-quality verification delivery.